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Abstract— A CMOS image sensor (CIS) is presented, simul-
taneously achieving low noise and high frame rate. The imager
innovatively employs column-parallel dual-slope (DS) integrating
analog-to-digital converters (ADCs) based on a phase-delay-
counting principle and using oversampling to suppress the read-
out thermal noise. A noise analysis of the DS-integrating ADC
in correlated-double-sampling operation is provided to prove the
low-noise advantage of the proposed architecture. Furthermore,
the design considerations of the presented architecture are
derived based on the analysis of nonideality effects. Based on
these analytical results, design tradeoffs are discussed and applied
in the test chip. The test chip, fabricated in a 4M1P 0.18-µm CIS
technology, contains a 128 × 128 pixel array. The measurement
results show that each of the 128 column-level ADCs converts
a pixel in 3.8 µs and achieves a noise floor of 1e−rms. The chip
consumes 49 mW excluding the I/O power and 59 mW including
the I/O power, resulting in a very good figure of merit value
of 1.4 and 1.7 [e−.nJ], respectively.
Index Terms— Column analog-to-digital converters (ADCs),
DS ADC, dual slope (DS), DS integrating ADC, high speed, image
sensors, jitter, low noise, phase counting, ring oscillators, settling
time, thermal noise.
I. INTRODUCTION
IN INDUSTRIAL, surveillance, and automotive applica-tions, low-light-level imaging is an important feature.
Achieving low-noise performance, however, usually goes
together with low speed due to the need for multiple-sampling
operation [1], [2], [4] and high-gain amplifiers [2]–[4].
An elegant approach with an incremental sigma–delta (ISD)
analog-to-digital converter (ADC) [5] and its variant with feed-
forward architecture and floating-point conversion [6] have
been proposed to suppress the readout thermal noise and the
ADC quantization error, while maintaining a relatively fast
conversion. However, the low-power inverter-based approach
of [5] is sensitive to power–voltage–temperature variations
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in the column-level circuitry, as there may be thousands of
ADCs working simultaneously. The approach with floating-
point ISD of [6], although improving the conversion speed by
an adaptive reference adjustment mechanism, requires an extra
comparator, a calibration mechanism for references, and a
floating-point correction scheme. Furthermore, a 12-bit conver-
sion with the second-order ISD architecture requires more than
100 samples, imposing low-crosstalk design challenges to the
global distribution of clocks, reference, and power supplies.
This paper presents, for the first time, an imager employing
column dual-slope (DS) integrating ADCs based on the phase-
delay-counting principle and using oversampling to suppress
pixel thermal noise, achieving simultaneously 1e−rms noise and
3.8 μs line conversion time. The main reasons for adopting the
DS integrating ADCs as column-parallel ADCs are that they
are insensitive to the variations of the column analog elements
and the counting frequency, as well as that they suppress the
thermal noise of the previous stages [9]. In addition, different
from traditional edge-based counting in column ramp-based
ADCs [7], in which only one edge of an oscillator node
is used, the phase-delay-counting principle [10], [11], [31]
utilizes all the edges of all oscillator nodes for counting and
boosting the conversion speed up 16 times in this paper,
without significant power increase. The phase-delay-counting
operation in this paper is based on the coarse-and-fine counting
principle, where the oscillator phase states and the coarse
counter outputs are taken at the end of the conversion as
the fine conversion values and the coarse conversion values,
respectively.
This paper is organized as follows. Section II describes the
CMOS image sensor (CIS) architecture and the block diagram.
The noise analysis is provided in Section III. Section IV
discusses in detail the nonidealities of the circuits. Section V
presents the circuits implementation, while Section VI shows
the experimental results of the test chip. Section VII concludes
this paper.
II. CMOS IMAGE SENSOR ARCHITECTURE
A. Block Diagram
Fig. 1(a) shows the block diagram of the image sensor
employing column-parallel DS integrating ADCs with the
phase-delay-counting principle. The image sensor consists
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See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
This article has been accepted for inclusion in a future issue of this journal. Content is final as presented, with the exception of pagination.
2 IEEE JOURNAL OF SOLID-STATE CIRCUITS
Fig. 1. (a) Block diagram of the image sensor. (b) Simplified schematic and timing diagram of the DS integrating ADC.
of a 5.5 − μm 128 × 128 pixel array and column readout
circuits, including correlated-double-sampling (CDS) buffers,
DS integrating ADCs, and digital circuitry. In every column,
through the analog CDS buffer, the pixel signals are applied
at the input of the DS integrating ADC, consisting of an RC
integrator and a comparator as well as a counter and a ring
oscillator, shared for every 16 columns. The reasons for using
a ring oscillator for 16 columns are that 16 is a medium
divider of 128, and that 16 columns leave enough space for a
layout with good isolation for each ring oscillator. When the
comparator trips, the counter value and the phase state of the
ring oscillator are captured in the coarse and fine registers,
respectively. These values are then read out through a set of
serializers.
A simplified schematic of the RC integrator of the DS
integrating ADC is shown in Fig. 1(b) as well. First, the input
signal Vin is applied to the integrator input during the first
integration for a certain period T1, which determines the reso-
lution of the conversion. Then, depending on the ending value
of the integrator output INTOUT, which represents the input
polarity, either the reference voltage VP or VN is connected
to the integrator input during the second integration. The input
voltage can be determined as
Vin
RC
D1Tclk = VrefRC D2Tclk, hence Vin = Vref
D2
D1
(1)
where RC is the integrator time constant; D1,2 are the digitized
values of the first and the second integration, respectively; Tclk
is the counting clock period to digitize the two integrating
periods; and Vref is VP if Vin is smaller than VCM or VN if
Vin is greater than VCM. The main benefit of the dual-polarity
approach is that the input operating range is doubled [12].
Equation (1) shows that the DS integrating ADCs, like all DS
ADCs, are independent of the variations of the RC values and
the counting frequency, which is of great benefit to the column
readout circuits that use fast column oscillators to improve the
conversion speed. In this design, as shown in Fig. 1(b), the first
integration time T1 is digitized by the oscillator in the second
integrating period, as a result of which a 50% reduction in
oscillator power is realized as the oscillator is enabled only
in the second half of the conversion. The operations of the
shared ring oscillator and the shared counter are not impacted
by the triggering actions in the columns thanks to the buffers
used.
B. Column ADC Operating Principle
Fig. 2 shows the simplified schematic of the column readout
circuit, while Fig. 3 shows the timing diagram of the circuit
in Fig. 2 for 1 pixel CDS readout operation. Through the CDS
buffer OP1, the pixel reset level and the pixel signal level
are, respectively, shifted to the appropriate working levels. The
effect of the capacitor on the node V1 is to make the CDS
buffer more stable and tolerant to the switching actions at the
input of the opamp OP2, which was connected to VP or VN .
Then, the CDS buffer output V1 and the references VP and VN
share the same buffer OP2 to drive the integrator. A capacitor
is also added to the output of the opamp OP3 to reduce the
noise bandwidth of the integrator.
In Fig. 2, in order to implement the phase-delay-counting,
the phase states of the ring oscillator shared for every
16 columns are recorded for the fine conversion, while the
coarse conversion is performed in the shared counter, which
is triggered by one predetermined phase node PCOUNT in
the shared ring oscillator. The shared counter outputs and
the phases of the shared ring oscillator are, respectively,
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Fig. 2. Simplified schematic of the column readout circuitry.
captured at the counter and the phase registers in every column
during the rising edges of the pulses PU LSE1,2,3. While
the pulse PU LSE3 is generated from the comparator output
C O M POUT to capture the coarse and fine values when the sec-
ond integrating slope crosses the comparator common-mode
level, the pulses PU LSE2 and PU LSE1 record these values
at the beginning and the ending of the second integration,
respectively. As shown in Fig. 3, the second integrating period
is the difference between pulses PU LSE3 and PU LSE2,
and the first integrating period is the difference between
pulses PU LSE1 and PU LSE2. In our design, as shown
in Fig. 2, and in more detail in Fig. 4, the ring oscillator
is designed with four stages of differential inverters with
enable/disable switches controlled by the enable pulse E N .
The table in Fig. 4 also shows the 16 phase delay states, each
of which is a unique combination of the logic levels of all
eight oscillator nodes. Therefore, one oscillator period T0 is
composed of 16 delay units td . As a result, in combination
with (1), the input voltage can be determined as follows:
Vin = Vref M1T0 + n1tdM0T0 + n0td = Vref
16M1 + n1
16M0 + n0 (2)
where M0/1 and n0/1 are, respectively, the coarse and the fine
counting values of the first and the second integrating slopes.
As shown in the timing diagram in Fig. 3 and the oscillator
schematic in Fig. 4, the oscillator is enabled and disabled
by, respectively, activating and deactivating simultaneously
the top and the bottom current-source transistors. This helps
to preserve the phase state of the oscillator to eliminate
counting error accumulation in the oversampling operation
[10], which is shown in Fig. 3 as well for an oversampling
ratio (OSR) of 4. Indeed, the oversampling operation extends
the input dynamic range, because the first integrating slope
T1 is divided into smaller portions, preventing the integrator
output INTOUT from being saturated due to a long integration
time.
III. NOISE ANALYSIS
As noise is a key characteristic in imagers, in this section,
both the thermal noise and the jitter noise of the proposed
ADC are analyzed and discussed in detail.
A. Thermal Noise Behavior of the DS Integrating
ADC in CDS Operation
Fig. 5(a) shows the noise effects in single-slope (SS) and
DS integrating converters. Assume that the input-referred noise
n(t) at the input of both the SS and DS integrating converters
represents all the noise caused by analog components of the
whole readout chain, including the pixel, the CDS buffer,
and the ADC. As shown in Fig. 5(a), for the SS conversion,
the input-referred noise when the SS ramp crosses the input
voltage is n(t2), where t2 is the crossing moment. For the DS
integrating case, on the other hand, the input-referred noise
is integrated together with the input signal and the reference
in the first and the second integrating slopes, respectively,
according to
∫ t1
0 (Vin + n1(t))dt and
∫ t1+t2
t1
(Vref + n2(t))dt ,
where n1(t) and n2(t) are the input-referred noise when the
CDS buffer output and the reference voltage are applied to the
DS integrating ADC, respectively. The magnitude of the noise
n2(t) is considered to be smaller than that of the noise n1(t),
because it is easier to maintain a clean reference path than to
achieve a low-noise readout path. For the sake of simplicity,
This article has been accepted for inclusion in a future issue of this journal. Content is final as presented, with the exception of pagination.
4 IEEE JOURNAL OF SOLID-STATE CIRCUITS
Fig. 3. Timing diagram of the readout circuit for one CDS readout operation in the case of a single conversion and oversampling with OSR = 4.
Fig. 4. Schematics of the shared ring oscillator and the differential inverter
stage used, as well as the 16 phase delay states within one oscillator cycle.
we assume that n2(t) ≡ n1(t) ≡ n(t). Hence, (1) can be
expressed as Vin = (t2/t1)Vref + (1/t1)
∫ tint
0 n(t)dt , where t1 is
both the time for a full ramp of the SS conversion and the first
integrating slope period of the DS integrating ADC to ensure
that the conversion resolutions of the two conversions are the
same; t2 is the duration of the second integrating slope of the
DS integrating ADC; and tint = t1 + t2. Similar to the lossless
integral noise work in [16] and the CDS noise work in [13]
and [14], the noise power spectral density (PSD) (V2/Hz) in
the output of the DS integrating conversion can be determined
as
SDS( f ) = 4
(
tint
t1
)2
Sn( f )sinc2(π f tint) sin2(π f tCDS) (3)
where Sn( f ) is the PSD of the input-referred noise n(t);
tCDS is the time interval between the two conversions in
the CDS operation. tCDS must be greater than tint for
the CDS operations. It can be seen from (3) that the
DS integrating conversion filters the input-referred thermal
noise with a low-pass filtering function of sinc2(π f tint),
while the SS conversion behaves as an all-pass filtering
system.
Fig. 5(b) shows the comparison between the noise transfer
function of the DS integrating ADC and the SS ADC. The
DS integrating ADC noise transfer function is plotted for
two cases: an integration time tint of 1 and 2 μs. It is
shown clearly that the DS integrating ADC suppresses the
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Fig. 5. Noise analysis. (a) Noise effects in SS and DS integrating conversions.
(b) Noise PSD for the SS and the DS integrating ADCs. (c) Equivalent noise
model of the RC integrator. (d) Jitter noise model.
high-frequency noise like a first-order low-pass filter. The
longer the integration time tint is, the lower the cutoff fre-
quency achieved, resulting in less noise. From (3), the −3 dB
low-pass cutoff frequency can be estimated as f−3 dB ≈
0.45/tint. Additionally, the CDS operation suppresses the low-
frequency noise as well, and the shorter the CDS interval
tCDS is, the higher the cutoff frequency of this high-pass filter,
resulting in stronger 1/ f noise suppression. Therefore, a care-
ful timing diagram is of high importance in our architecture to
optimize the tradeoff between tCDS and tint, where the former
always needs to be greater.
For more insight into the noise calculation, Fig. 5(c) shows
an equivalent thermal noise model of the integrator. It can
be seen from Fig. 5(c) that the resistor thermal noise is also
suppressed by the function sinc2(π f tint), because this noise
is integrated by the integrator. However, the integrator opamp
noise appears at the integrator output in the time domain as
vn,o(t) = vn,op(t) + 1RC
∫ t
0
vn,op(τ )dτ. (4)
Then, the integrator opamp noise is present in the DS integra-
tion equation as
Vin = VREF t2
t1
+ [vn,op(tint) − vn,op(t1)] RC
t1
+ 1
t1
∫ tint
0
vn,op(τ )dτ. (5)
It can be seen from (5) that the integrator opamp noise is partly
suppressed by the low-pass filtering function of sinc2(π f tint)
as in (3) and partly suppressed by the ratio RC/t1, which is
greater than 10 in this design.
Similarly, the integrator reset noise is also suppressed by this
ratio. With the reset noise Vn,RST2 caused by the RST2 switch
of the integrator present, the input voltage of the DS integrat-
ing ADC can be determined as
Vin = t2 × VREF/t1 + Vn,RST2 × RC/t1. (6)
The oversampling operation achieves better noise perfor-
mance, because the total integrating time is proportionally
increased with the OSR value. It can be seen from (6) that the
reset noise is suppressed by the factor RC/t1. Since, in our
design, RC is 40 ns, and t1 can be larger than 600 ns for the
multiple sampling option, this noise is strongly suppressed.
Therefore, t1, and OSR in the multiple sampling case, are
very important parameters in deciding the total noise. OSR
determines the maximum value of t1 that the integrator is not
saturated. This also means that the noise is higher if either
R or C becomes larger. In section IV, the nonlinearity of the
circuit will be discussed, showing that highly linear designs
are achieved with high RC values, therefore, at the cost of
higher noise.
The noise budgeting for the pixel, the CDS buffer, the unity-
gain buffer, the resistor, the integrator, and the integrator reset
action is also addressed in this section. Similar to works in [30]
and [2], based on noise equations in [32], the input-referred
noise at the CDS buffer input VPIX in Fig. 2 in a digital CDS
operation can be determined as
Vn,Vpix
2
= 2
(
FSF2ξSFkB T
ωINT
gmSF
+kB T ωINTgm1 +kB T
ωINT
gm2
+kB T R
×ωINT+kBT ωINTgm3 +
kB T
Cload
(
RC
t1
)2
+kB T
C
(
RC
t1
)2)
(7)
where FSF is the noise gain of the pixel source follower; gmSF,
gm1, gm2, gm3 are the transconductances of the pixel source
follower, the CDS-buffer opamp, the unity-buffer opamp, and
the integrator opamp in Fig. 2, respectively; ξSF is the pixel
source follower excess noise factor; ωINT is the low-pass
filtering cutoff frequency of the integrator; and Cload is the
load capacitance of the integrator opamp. For a coarse noise
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estimation, we assume that tint = 1000 ns, RC = 40 ns,
t1 = 720 ns, FSF = 1.5, ξSF = 2, gmSF = gm1 =
gm2 = gm3 = 70 μS, and Cload = 100 fF. The rms noise
values contributed by the pixel, the CDS buffer, the unity-
gain buffer, the resistor, the integrator, opamp, and the reset
noise are then 27, 13, 13, 2.7, 17, and 8 μVrms, respectively.
Therefore, the total rms input noise value contributed by these
analog components is 53 μVrms. This rms noise value is lower
with a longer integration time tint and better opamp biasing
conditions.
B. Clock Jitter Analysis
In the DS integrating ADC, as shown in Fig. 5(d), the jitter
noise in the oscillator, and in the integrating slope periods (t1
and t2) controlled by the pulses S1 and S2, contributes directly
to the error of the integrating periods and the digitized values
D1 and D2. Since the pulses S1 and S2 are synchronized with a
clean clock, their jitter effect is negligible. Regarding the jitter
noise caused by the ring oscillator, since the full resolution of
the first integrating period is measured in every conversion,
the jitter-accumulated noise of the ring oscillator is tracked
and its effect is minimized within one conversion. The work
in [18] has shown in detail that the ring oscillator jitter over
time is
δ2(t) = κ2t + ζ 2t2 (8)
where κ is the thermal jitter noise factor and ζ is the flicker
jitter noise factor. It can be seen from (8) that the total jitter
noise is dominated by the thermal noise for short measurement
times, and by the flicker noise for long measurement times.
Equation (1) can then be expressed as
Vin
Vref
= D2td + e j (t2)
D1td + e j (t1) ≈
D2
D1
(
1 + e j (t2)
D2td
− e j (t1)
D1td
)
(9)
where e j (t2) and e j (t1) are the errors caused by the oscillator
jitter at the end of the t2 conversion and at the end of the t1
conversion when the oscillator is disabled, respectively. Since
the first integrating period is digitized during the second slope,
the accumulated jitter noise of the second integrating period
is covered by that of the first integrating period as e j (t1) =
e j (t2) + e j (t2 → t1), where e j (t2 → t1) is the accumulated
error of the oscillator from the end of the t2 conversion to
the end of the t1 conversion. Similar to (8), the variance of
e j (t2 → t1) is determined as δ2(t2 → t1) = κ2(t1 − t2) +
ζ 2(t1 − t2)2. Therefore, from (9), we have the total oscillator-
induced jitter noise power of the conversion determined as
δ2(Vin) = Vref 2 (D1 − D2)D2D14
θ (10)
where θ is defined as θ = κ2 D1/td +2ζ 2(D1 − D2)D2. It can
be seen from (10) that the maximum oscillator-induced jitter
noise power is around ((κ2/4D1td ) + (ζ 2/8))Vref 2. Assume
for example that ζ = 5 × 10−5 and κ = 10−8 [√sec],
which is more than twice the maximum values from [18], and
that D1td = 100 ns, then the maximum oscillator-induced
rms jitter noise at the output is (Vref/215.3). This means
that the maximum oscillator-induced rms jitter noise is lower
Fig. 6. Schematic of (a) nonideal integrator and (b) integrator equivalent
circuit.
than 1 least significant bit (LSB) for resolutions less than
15.3 bit. Or in other words, in a 12-bit conversion, the oscil-
lator jitter effect can be neglected. Therefore, exploiting this
margin in this paper, a differential structure is selected for the
oscillator delay units, because it is highly immune to power
supply noise, even though its jitter noise is higher than that of
the inverter-based ring oscillator [17].
In addition, it can be concluded that by converting the t1
period repetitively in every A/D conversion, also the effect of
the oscillator jitter noise is reduced to being negligible. Such
repetitive t1 conversions do not take extra conversion time nor
consume more power, because the shared ring oscillator is
always enabled for a pulsewidth of t1 in the second integrating
slope to cover all the rising edge moments of the 16 pulses
PU LSE3 of the 16 columns sharing the ring oscillator.
IV. IMPACT OF NONIDEALITIES
A. Nonideal Opamp
In this section, the impact of the non-ideal opamp on the
integrator performance is investigated, gaining in particular a
greater insight into the integrator circuit achieving its transient
response. Fig. 6(a) shows the schematic of the RC integrator
with a non-ideal opamp with finite dc gain Adc and finite
gain-bandwidth (GBW). Fig. 6(b) shows the equivalent circuit
of the integrator in Fig. 6(a). From the equivalent circuit
in Fig. 6(b), the frequency-domain integrator transfer func-
tion is
VO(s)
Vin(s)
= −Adc(1 − sτz)
Adc(1 − sτz)sτint + (1 + sτL)(1 + sτint)
= −Adc(1 − sτz)
(1 + sτ1)(1 + sτ2) (11)
where Adc is the opamp dc gain; ωz = 1/τz = gm/C is
the system zero; τL = r0(C + CL) and τint = RC; and
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τ1 ≈ 1/GBW and τ2 ≈ Aτint. However, the frequency-
domain response of the integrator input is Vin(s) = Vin/s,
because it is intentionally switched at the beginning of the
first and the second integrating slopes. Similar to works in [20]
and [22]–[24], by taking the inverse Laplace transform [21]
of (11), the input voltage, similar to (1), can approximately be
determined as
Vin
VREF
= 1 − e
−t2/τ2 + τ1+τzτ2 e−t2/τ1
1 − e−t1/τ2 + τ1+τzτ2 e−t1/τ1
≈ 1 − e
−t2/τ2
1 − e−t1/τ2
≈ t2
t1
(
1 + t1 − t2
2Adcτint
)
. (12)
It can be seen from (12) that the conversion is more linear if
either Adc or τint increases. If a maximum nonlinearity of 1%
is the design target, the minimum value of the opamp gain
Adc must satisfy
Adc >
50t1
RC
. (13)
The opamp dc gain requirement is relaxed by increasing
RC or reducing t1, which, however, increases the thermal
noise, as shown in (7).
Additionally, the removal of the components
(τ1 + τz/τ2)e−t2/τ1 and (τ1 + τz/τ2)e−t1/τ1 in (12) is based
on the fact that τ2  τ1 and τ2  τz . While the component
e−t1/τ1 in the denominator can be neglected, because the
condition t1  τ1 can easily be achieved, the component
e−t2/τ1 in the numerator, however, is significant if t2 is small
enough, resulting in an undesired nonlinearity. Section VI
will discuss this issue through the integral nonlinearity (INL)
measurement result, showing that the nonlinearity is
significant for an input signal around the common-mode
voltage. This issue can be eased off by increasing the opamp
GBW, at the expense of extra power.
B. Offset Problem
In this section, the offset problem caused by analog circuits
is discussed. Assume that the offset voltages of the opamps
OP1, 2, and 3 and the comparator in Fig. 2 are VO1, VO2, VO3,
and VOC, respectively. In the integration equation, these offset
voltages are present as
Vin = (VREF−VO2−VO3) t2
t1
−
(
VO1+VO2+VO3+VOC RC
t1
)
.
(14)
It can be seen from (14) that, for CDS signals of the same
polarity, the offset value (VO1 + VO2 + VO3 + VOC(RC/t1)) is
removed by the digital CDS operation. Then, the CDS signal
can be determined as
VCDS = (VREF − VOS)
t2
t1
(15)
where (VOS = VO2 + VO3); and 
t2 = t22 − t21 is the CDS
timing value of the second integration slope. It can be seen
from (15) that the error caused by the offset is similar to the
gain error.
Fig. 7. Schematic of the comparator.
For strong-illumination conversions, since the offset volt-
ages behave oppositely with two signals of opposite polarities,
they are canceled and the CDS signal can be determined as
VCDS = (VP − VOS) t21
t1
+ (VN + VOS) t22
t1
. (16)
Therefore, in order to calibrate a dual-polarity DS integrating
ADC, both the offset-induced references (VP − VOS) and
(VN + VOS) are needed to be determined.
For a simpler approach, the autozeroing technique can
be applied to opamps OP2 and 3 to suppress the offset
voltage VOS. Since this paper has focused on improving the
low-noise, high-speed, and low-power performances, the cali-
bration methods and the autozeroing technique have not been
implemented.
V. CIRCUIT IMPLEMENTATION
A. Design of the Column ADC
In the designed test chip, the resistor values are program-
mable in the range of [250 k:2 M], while the capacitor
values are in the range of [50 fF:200 fF]. For the sake of
design simplicity, the three opamps OP1, OP2, and OP3 in
Fig. 2 have the same sizes and are of the 5T structure to obtain
a dc gain of 55 dB, which satisfies the condition in (13) with
RC = 200 ns and t1 smaller than 2.2 μs. Regardless of the
oversampling option, this spares enough design margin for the
CDS line time target to be less than 4 μs.
Fig. 7 shows a simplified schematic of the comparator used
in the column ADCs. The 2 preamplifier stages, which are
designed in the gmn/gm p configuration, reduce the offset and
the kickback noise effect of the output stage.
B. Digital Back End
Fig. 8 shows the detailed block diagram of the column dig-
ital back end. As indicated previously in Fig. 2, the oscillator
and the counter are shared by 16 columns. Similar to the pulse
PCOUNT in Fig. 2, in this design, the phase node P5, which is
equivalent to the node 3n of the oscillator in Fig. 4, triggers
the counter to operate the coarse counting. In every column,
there are registers for the counter output and the oscillator
phase states, a multiplexer, and logic blocks. The coarse and
fine conversions are, respectively, operated when the counter
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Fig. 8. Simplified block diagram of the column digital back end with the CMC operation.
Fig. 9. Die photograph of the imager chip.
registers capture the counter outputs and the phase registers
capture the oscillator phase nodes. The capturing actions in
registers are triggered by the pulses PU LSE1,2,3. Since the
shared counter is designed with 10 bits and the number of
phase states is 16, the maximum resolution of one conversion
is 13 bit. However, higher resolutions are achieved through the
oversampling operation.
Different from [10] and [31], where the coarse and fine
values are recorded when the oscillator is disabled, leav-
ing enough time for the counter to update, in our design
Fig. 10. Designed PCB board and the attached lens for the chip testing.
a coarse miscounting may occur when PU LSE3 captures
right after the rising edge of the counting clock P5 when
the counter is likely yet to update. As these results in a
conversion error of 16 LSB, in our block column digital
circuitry, the coarse miscounting cancellation (CMC) tech-
nique is introduced. In our design, since the node 3n is used
as the coarse counting pulse, the phase states from 3 to 9
in Fig. 4 are considered as sensitive states, in which the
counter is highly likely not yet to respond to the rising edge
of pulse 3n. Meanwhile, in the remain states, the counter
has enough time to update. The idea of the CMC technique
is that in these sensitive states from 3 to 9, the capturing
action in the counter register is delayed, leaving enough time
for the counter to respond. As shown in Fig. 8, the CMC
technique uses the delayed pulse PU LSE3D of PU LSE3
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Fig. 11. (a) Measured noise histogram. (b) Measured readout noise as a
function of the OSR with and without CMC. (c) Measured ADC noise as a
function of the normalized values of integrator R and C .
to capture the counter output as well: when the oscillator
node P5 is captured as "1" by PU LSE3, the counter output
(C0C1..C9)3D captured by PU LSE3D is selected; otherwise,
the counter output (C0C1..C9)3 at PU LSE3 is selected. When
the phase node P5 is high, the counter has been triggered and
its output is supposed to update before P5 is low. Based on
Fig. 12. (a) Measured DNL. (b) Measured INL.
Fig. 4, it can be seen that the counter needs to respond faster
than the pulsewidth of P5, or 7 × td , where td is the oscillator
unit delay. In this prototype chip, the oscillator frequency is
around 520 MHz, which is equivalent to the condition that td
is around 120 ps.
VI. MEASUREMENT RESULTS AND DISCUSSION
Fig. 9 shows the die photograph and core features of the
test chip. The chip has been fabricated in a 4M1P 0.18-μm
CIS technology, occupying an area of 5 × 5 mm2. The chip
consists of a 5.5 μm×5.5 μm 128×128 focal plane array with
128 column-parallel DS integrating ADCs. As shown in Fig. 2,
each column ADC consists of a column analog part, a column
digital part, and a shared digital back end, of which the lengths
are, respectively, 460, 1100, and 1000 μm. Since the digital
blocks dominate the area budget, their size can significantly be
reduced in more scaled CMOS technologies. Fig. 10 shows the
measurement setup with a designed ten-layer printed circuit
board (PCB) and the attached lens for the chip testing. The
reference voltages VP and VN and the common-mode voltage
VCM are set to 2.1, 1.5, and 1.8 V, respectively.
Fig. 11 shows the noise measurement results and the esti-
mated noise. Fig. 11(a) shows the noise histogram of the
prototype chip in both linear and logarithmic displays after
50 frames. For resistor and capacitor values of the integrator
in the columns of, respectively, 250 k and 200 fF, a readout
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TABLE I
PERFORMANCE COMPARISION WITH THE STATE-OF-THE-ART IMAGERS
noise of 102 μVrms, which is approximately equivalent to
1e−rms with the pixel conversion gain of 96 μV/e−, is obtained
with an OSR of 16 within a line readout time of 3.8 μs. The
total time for an A/D conversion (OSR = 16) is 1600 ns.
Each fractional DS integrating operation takes 95 ns with
the first integrating time t1 of 45 ns. The gap between two
adjacent fractional DS integrating conversions is 5 ns. The
total integrating time of the first integrating slope is 720 ns
and the maximum total integration time tint of the conversion
is 1520 ns.
Fig. 11(b) shows the estimated noise and the measured
noise as a function of the OSR with and without the CMC
technique. It can be seen from Fig. 11(b) that the measured
readout noise is effectively suppressed by increasing the OSR.
The reason of the noise reduction with multiple oversampling
is that, with higher OSR values, the total integrating time
gets longer resulting in lower low-pass cutoff frequencies,
which are 0.45/tint, the LSB becomes smaller, because the bit
resolution gets higher, and the noise suppression is stronger,
as shown in (7). Additionally, the noise results in Fig. 11(b)
show that the high noise due to the coarse miscounting,
as discussed earlier, is indeed eliminated by the proposed
CMC technique. The transfer gate of the pixel is always
kept OFF during the noise measurement. Fig. 11(c) shows the
normalized ADC noise measured over the normalized values
of R and C of the integrator, mentioned in Section V. It can be
seen that the noise is higher when either the integrator resistor
R or the capacitor C increases and vice versa, which agrees
with (7).
Fig. 12 shows the differential nonlinearity (DNL) and INL
performance of the designed DS integrating ADC in 12-bit
resolution. The measured DNL in Fig. 12(a) is worst case
within −1/ + 1.7 LSB, and is well within ±0.5 LSB for
most of the digital codes. Fig. 12(b) shows the measured
INL performance of the ADC. The achieved INL is within
−16/ + 4 LSB of the 12-bit resolution, which is equivalent
to a nonlinearity of 0.49%, which is sufficient for imager
applications. The large spikes in both the DNL and INL
plot occur around the input-polarity transition point, where
the input signal is slightly either larger or smaller than the
integrator common-mode voltage. As discussed earlier in
Section IV, this effect can be explained based on (12) where
the exponential component (τ1 + τz/τ2)e−t2/τ1 in the numer-
ator is significant for input signals around the common-mode
level of the integrator. And when the GBW of the integrator
opamp OP3 gets higher, the spikes in the DNL and INL graphs
get narrower. A better DNL/INL performance is then achieved,
be it at the cost of more power and higher noise, as shown
in (7) where the integrator noise rises, because the noise
bandwidth of the integrator opamp increases. In other words,
there is a direct tradeoff between linearity and power-noise
performance. Furthermore, the missing codes occur within
10 LSBs of the 12-bit resolution in the DNL graph. In this
design, this middle range is equivalent to the input signal of
(VP − VN )/2 = 0.3 V. The photon shot noise is calculated
to be 5.4 mV with the pixel conversion gain of 96 μV/e−.
Additionally, if all the missing codes within this 10-LSB
range would be fixed to one value, the maximum error of
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Fig. 13. Captured images in (a) low-light and (b) normal-light conditions.
them is only 1.4 mV, which is smaller than the photon shot
noise by a factor of 4. In this case, the signal-to-noise ratio
would only drop from 34 to 33 dB. As a result, these missing
codes are not critical. This DNL/INL characterization has been
presented here to describe the ADC nonidealities; the missing
code issue may not even have been detected if the ADC
nonlinearity is demonstrated by scanning the pixel integration
time as in [33]. The DNL/INL measurement has been done
with integrator resistor and capacitor values of 250 k and
200 fF, respectively.
Fig. 13 shows 2 images captured by the designed chip.
While the picture in Fig. 13(a) is captured at a low light level
of 0.1 lx and with a distance to the object of 2 m, the picture
in Fig. 13(b) is captured at a normal light level of 10 lx
with a distance to the object of 30 cm. At 3.8 μs conversion
time, the total power consumption is 49 mW excluding the
I/O, and is 59 mW including the I/O. Fig. 14 shows the chip
power consumption breakdown. Similar to [5], the figure of
merit (FoM) used here is
FoM = Power × Noise [e
−
rms]
Pixels × FrameRate × 10
9 [e−.nJ]. (17)
The calculated FoM for our design is 1.4 and 1.7 [e−.nJ],
respectively, for the cases without and with the I/O power.
These are excellent values compared with the state of the
art. Table I shows the performance comparison of this paper
with published state-of-the-art realizations. The FoM values
of the works in [26] and [29] are lower than that of this
paper, because they were done in 3-D-stacked architectures
of lower technology nodes. The architecture presented in this
paper would also achieve a higher conversion speed in more
advanced technologies as the stage delay td would be lower
at a lower power consumption, improving the FoM; indeed
the digital parts take the largest portion of the total power
consumption.
VII. CONCLUSION
A DS integrating ADC utilizing the phase-delay-counting
principle for column-parallel imager readout circuitry has
been presented and verified with an image sensor chip of
a 5.5 − μm 128 × 128 pixel array fabricated in a 1P4M
0.18-μm CIS technology. A full analysis of the noise and
Fig. 14. Breakdown of the power consumption of the imager chip.
nonidealities of the circuit gives insight into the circuit design
and performance. The presented ADC suppresses the readout
noise with a low-pass filtering characteristic. The readout noise
is lower with a longer integration time t1 due to the lower
low-pass cutoff frequency. When the integrator RC value is
higher, the ADC is more linear, but the noise performance
gets worse. By increasing the GBW of the integrator opamp,
the nonlinearity for input voltage levels around the integrator
common-mode voltage is reduced, however, at the cost of
increased noise. The measurement results have shown that a
readout noise value of 1e−rms is achieved by combining the
DS integrating conversion with the oversampling operation.
With the pixel conversion gain of 96 μV/e−, FoM values
of 1.4 and 1.7 [e−.nJ] have been achieved without and with the
I/O power, respectively. These are excellent values compared
to the state of the art. Additionally, the CMC method has been
demonstrated to solve the coarse miscounting errors caused by
the slow response of the counter.
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